In this paper, fabrication of a simple analog network for one-dimensional motion detection using the complementary metaloxide-silicon (CMOS) process is described. The network is constructed with a number of local motion sensors based on biological elementary motion detectors. Experimental and simulation results indicate that the fabricated network computes the local velocity and direction of the moving object in the velocity range of 10 −4 m/s to 3.2 × 10 2 m/s. The results also show that the velocity sensitivity of the network can be changed flexibly. The circuit structure of the network is compact and suitable for highly dense motion sensor arrays.
Introduction
Biological neural systems have excellent advantages over Neumann-type computers in sensory recognition, such as vision and audition. They are characterized by extensive connectivity and parallel pathways for information processing since they are constructed with interconnecting neurons. It is very difficult to operate biological models in real-time with digital computers since the architecture is completely different. Thus, it is essential to establish fundamental circuits and networks for LSI implementation for real-time processing of the functions of biological models.
Recently, vision chips based on biological systems have been proposed and fabricated. [1] [2] [3] [4] [5] [6] [7] The information processing was mostly performed by analog electronic circuits with metal-oxide-silicon (MOS) transistors. The circuit structures of the vision chips were simple compared with those of conventional digital circuits. Generally, analog circuits lack accuracy and reliability of computation due to device mismatch. However, neural systems are robust and have high precision even though biological neurons also lack accuracy and reliability. These characteristics are attributable to the extensiveness of the network and redundancy. [8] [9] [10] It is expected that networks suppress computation error caused by mismatch and noise. Most vision chips were also constructed with resistive networks which made them resistant to device mismatch and noise.
One of the most important tasks in vision is motion detection in real time. Reichardt proposed a correlation model based on the biological motion detectors of a fly.
11) Fundamental circuits have been formed in accordance with this model. [5] [6] [7] However, the networks including output processing were complicated or not analog circuits. We proposed an analog network based on the correlation model and clarified that the algorithm of the proposed network corresponds essentially to that of the optical flow well known in the field of computer vision. 12, 13) The circuit structure of the proposed network was much simpler than that of conventional motion detection circuits. [3] [4] [5] [6] [7] Simulation results using the simulation program with integrated circuit emphasis (SPICE) showed photoreceptors delay neurons that the network worked well for motion detection. The proposed network was fabricated using the complementary metal-oxide-silicon (CMOS) process. Experimental results using the fabricated chip were compared with SPICE simulation results. The experimental performance of motion detection was in good qualitative agreement with the simulation results.
Electronic Circuit and Network for the Correlation Model
The proposed network is a one-dimensional array of unit cells for local motion detection based on the biological correlation model, 11) as shown in Fig. 1(a) . The cell consists of a photoreceptor P i , two delay neurons and a correlator C i . The photoreceptor P i converts image intensity into current. The delay neuron functions as a temporal low-pass filter with the time constant τ . The correlator C i receives one output signal directly from P i and two output signals from the delay neuron of neighboring cells. The output signal of C i represents the correlation value between the direct and low-pass-filtered signals. The connection between the correlator and the delay neuron of the left-hand-side cell is positive and that of the right-hand-side cell is negative. Therefore, when an object moves from P i −1 to P i , C i generates a positive output signal. When the object moves from P i +1 to P i , C i generates a negative output signal. The output signal I out,i changes every moment according to the correlation value. The peak value of I out,i represents the local velocity of the moving object.
Given that the velocity of the moving object is v and the length between neighboring unit cells is L d , the time t s which Figure 2 shows the proposed circuit constructed with 10 MOS transistors and a capacitor. We call the proposed circuit the velocity sensing circuit (VSC). The VSC is composed of two building blocks, the delay circuit and the operational transconductance amplifier (OTA). The input signal I in,i is copied to both building blocks by a p-type current mirror. The delay circuit generates the low-pass-filtered signal D out,i via a CR integrator constructed with a diode-connected n-channel MOS (nMOS) transistor M 3,i and capacitance C d .
The OTA functions as the correlator. The OTA of the ith unit cell receives the low-pass-filtered signals D out,i −1 and D out,i +1 from the delay circuit of neighboring unit cells through terminals V in+,i and V in−,i , respectively. The OTA generates the output current I out,i while both I in,i and lowpass-filtered signals are supplied. When D out,i −1 is supplied, the sign of I out,i becomes positive. The sign of I out,i becomes negative when D out,i +1 is supplied. By connecting the unit cells as shown in Fig. 1(a) , a network for motion detection is constructed. We call the network the VSC network. An object moving toward the right-hand side causes a positive output current and one moving toward the left-hand side causes a negative output current. Therefore, the sign and peak value of I out,i represent the direction and local velocity of the moving object, respectively. The maximum detectable velocity v 0 shifts toward a higher velocity with decreasing capacitance C d , because the time constant τ is proportional to the capacitance C d .
In a previous work, 13) we reported that the maximum detectable velocity v 0 was obtained by 
where V Tn is the threshold voltage of the nMOS transistor, µ n is the mobility of the electrons, C ox is the gate capacitance and W/L is the ratio of the channel width to the channel length, I 0 is the magnitude of the input photocurrent and L v is the length of the photoreceptor. From eq. (2.1), it is observed that v 0 can be increased by decreasing C d and V Tn , or increasing L v , β and I 0 .
Experiment
A test chip containing three types of VSC networks (C d = 10, 50 and 100 pF) composed of three VSCs was fabricated in our laboratory using a 10 µm CMOS process. A photograph of the chip is shown in Fig. 3 . The test chip also contained a discrete VSC, which is not indicated in the photograph, in order to construct VSC networks with various external capacitances for evaluation. The test chip provides connectivity to all nodes of the discrete VSC. The size of the photodiodes (PDs) was 120 µm × 120 µm. The VSC shared an area of 425 µm × 385 µm (85λ × 77λ) excepting capacitance C d and PD. Physical parameters of MOS transistors in the test chip are shown in Table I . The parameters shown in Table I are the gate width of n-channel MOS (nMOS) and p-channel MOS (pMOS) transistors (W n and W p ), the gate length of nMOS and pMOS transistors (L n and L p ), the thickness of the gate oxide (T ox ), the threshold voltage of nMOS and pMOS transistors (V Tn and V Tp ), and the mobilities of the electrons and holes (µ n and µ p ).
For measurement of the fundamental responses of the proposed network, the simple network shown in Fig. 4 was constructed with two discrete VSCs on different test chips and external capacitances. The responses of the network were measured in the velocity range of 10 −4 m/s to 1 m/s. Therefore, a large capacitance (∼ 1 nF) was connected in parallel with C d . To simplify the experiments, the drain current of the nMOS transistor was substituted for the photocurrent generated by the photodiode. The magnitude of the drain current was controlled by the input voltage V in,i supplied to the gate terminal of the nMOS transistor. If the distribution of the image intensity of a moving object is represented as a delta function, the moving object makes the photodiode generate a pulse current with the pulse width L v /v, where L v is the length of the photodiode and v the velocity of the moving object.
in Fig. 4 at v = 0.1 m/s. Figures 5(a)-5(c) show the transient responses of the VSC network. The capacitance C d was set at 1.05 nF. When V in,1 was applied to VSC 1 , the low-passfiltered voltage D out,1 and direct voltages V b,1 (not shown in Fig. 5 ) started to increase. Then, V in,1 ceased at t = 1 ms and D out,1 started to decrease [ Fig. 5(b) ]. Under this condition, it was confirmed that the output current I out,1 of VSC 1 was not generated because VSC 1 did not receive the low-pass-filtered voltage D out,2 from VSC 2 . When V in,2 was applied to VSC 2 , the low-pass-filtered voltage D out,1 from VSC 1 and V in,2 generated the output current I out,2 , as expected [ Fig. 5(c) ]. In Fig. 5 , the experimental and SPICE simulation results are indicated by the thick and thin lines, respectively. In addition to performing these experiments, we simulated the network shown in Fig. 4 using SPICE. The simulated velocity range was from 10 −4 m/s to 10 3 m/s. The MOS transistors were defined based on the physical parameters shown in Table I and the default values of the model parameters in SPICE. Parasitic capacitance was neglected in the simulation.
We could not measure the responses of the networks in the test chip because the networks required higher velocities beyond the measured velocity range. However, their responses could be easily estimated based on the results of the above experiments and simulations.
In SPICE simulations, assuming a 1 µm process, the parameters shown in Table II were used for MOS transistors. The simulated velocity range was from 10 2 m/s to 10 4 m/s. In Table II , W and L are the gate width and the gate length of a MOS transistor, respectively, T ox is the thickness of the gate oxide of the MOS transistors, and V Tn and V Tp are the threshold voltage of the nMOS and pMOS transistors, respectively. The mobilities of the electrons and holes are indicated by µ n and µ p , respectively. In the experiments and SPICE simulations, the length of the photodiode and the distance between neighboring photodiodes are set at 100 µm and 10 µm, respectively.
Experimental and Simulation Results
To investigate transient responses of the VSC network, let us assume that the moving object appears on the left-hand side edge at time t = 0 and moves toward the right-hand side the closed and opened circles, respectively. The sign of the peak value of I out,2 changed according to the motion direction. The peak value was approximately proportional to the velocity of the light spot for |v| ≤ 0.05 m/s. From the figure, the maximum detectable velocity v 0 was estimated to be 0.2 m/s. Figure 6 also shows that the experimental result of v 0 is consistent with the SPICE simulation results. Figure 7 shows the v 0 dependence of the VSC network on the capacitance C d . The experimental and SPICE simulation results are indicated by closed and open circles, respectively. The ideal case is given by eq. (2.1). From the figure, it is evident that v 0 shifted toward higher velocities as the capacitance decreased. The experimental results were in good agreement with the SPICE simulation results and the ideal case. From the SPICE simulation results, it was found that v 0 saturated when the capacitance C d was smaller than 1 pF. The saturation value of v 0 was about 320 m/s. SPICE simulation results assuming a 1 µm process are also shown in Fig. 7 . In the simulation results, the saturation value of v 0 was determined to be about 5 km/s.
Discussion
The experimental and SPICE simulation results indicated that the proposed network could detect the local velocity and direction of a moving object, as expected from the correlation model. It was confirmed that the maximum detectable velocity v 0 shifted toward higher velocities as the capacitance C d decreased. The VSC was composed of 10 MOS transistors
The experimental results and SPICE simulation results were essentially equivalent although the absolute values were different. The difference in the absolute values between the experimental and SPICE simulation results was due to the use of the default values of model parameters as unknown parameters in the SPICE simulations. In generally, a simulation cannot accurately represent a physical phenomenon. It should also be noted that the absolute velocity is not required for motion detection in biological neural systems.
From the experimental result of the C d dependence of v 0 , it was found that v 0 was saturated as long as C d ≤ 1 pF. Under this condition, the short delay of the input signal caused by the capacitance of the gate terminal of MOS transistors (∼50 fF) could not be ignored. Therefore, the v 0 was limited by the capacitance. The SPICE simulation results assuming a 1 µm process show that the saturation value of v 0 increased with a decrease in the capacitance of the gate terminal.
In the SPICE simulations, parasitic capacitance such as wiring capacitance was ignored. However, parasitic capacitance could also affect the circuit operation. The saturation value of v 0 decreased with increasing parasitic capacitance. Photodiodes have a relatively large capacitance because of the depletion regions of p-n junctions and their large area. Assuming that the rise time and length of the photodiode are set at 100 ns and 100 µm, the photodiode can respond to a velocity of 1 km/s which determines the upper limit of v 0 . This velocity should be sufficiently high for moving objects which appear in a natural scene. Therefore, the proposed network can act as a good motion sensor over a wide velocity range.
Summary
The experimental and SPICE simulation results indicated that the proposed and fabricated network can detect the local velocity and direction of a moving object in the velocity range of 10 −4 m/s to 3.2 × 10 2 m/s. It was confirmed that the maximum detectable velocity v 0 shifted toward higher velocities as the capacitance C d decreased. It was found that the experimental results were essentially in good agreement with the SPICE simulation results. The SPICE simulation results of the test chip clarified that v 0 is saturated as long as C d ≤ 1 pF because of the capacitance of the gate terminal. The saturation value of v 0 is sufficiently high over a wide enough velocity range for natural scenes. The fabricated network can thus act as a good motion sensor. and one capacitor. As compared with conventional velocity sensing circuits, the circuit structure of the VSC was quite compact.
In the experiments and the simulation, the distribution of the image intensity of the object was defined as a delta function. Natural scenes contain an enormous amount of visual information. Objects in a natural scene cannot be represented as a delta function. In the retina, edge detection is the first procedure of visual information processing. Then, information on the locations of the edges is extracted from the natural scene. After edge detection, visual information can be represented as a delta function. 
